Abstract-Tunnel field-effect transistor (TFET) is a promising candidate for the next-generation electron device. However, technical issues remain for their practical application: poor current drivability, shortchannel effect and ambipolar behavior. We propose herein a novel recessed-channel TFET (RTFET) with the asymmetric source and drain. The specific design parameters are determined by technology computeraided design (TCAD) simulation for high on-current and low S. The designed RTFET provides ~446´ higher on-current than a conventional planar TFET. And, its average value of the S is 63 mV/dec.
I. INTRODUCTION
Tunnel field-effect transistor (TFET) has been regarded as a promising candidate for future eneryefficient device because it can achieve steep subthreshold swing (S) [1] [2] [3] [4] . However, there are several impediments for its commercialization: relatively low on-current (I on ) due to its limited band-to-band tunneling (BTBT) junction area defined by shallow inversion layer, unwanted ambipolar leakage current (I amb ) due to BTBT at drain junction [5] and short-channel effect (SCE) such as drain-induced barrier thinning (DIBT) [6] and sourceto-drain direct tunneling. During last decade, several studies have been carried out to address those technical issues, especially for high on-off current ratio (I on / I off ) [3, [7] [8] [9] . Among them, the device structure, which feature BTBT perpendicular to the channel direction, are very attractive in terms of high I on and low S becuase their BTBT junction area (A t ) and barrier width (W t ) are defined by geometrical design parameters [3, 9] . On the other hand, the recessed-channel structure is very helpful to address SCE with the help of increased physical channel length.
In this manuscript, we propose a recessed-channl TFET (RTFET) with the asymmetric source / drain to improve I on / I off . It has a seletive epitaxial-silicon (Si) layer to obatain small W t and a recessed channel to suppress SCE. Its large gate-to-source overlap (i.e., large A t ) can increase the I on , where non-overlapped gate-todrain can reduce I amb effectively. The characteristics of proposed device are examined by technology computeraided design (TCAD) simulation, Atlas Silvaco V5.19.20. The nonlocal BTBT model is enabled in order to account tunneling mechanism based on Wentzel-KramerBrillouin approximation.
II. DEVICE STRUCTURE AND PROCESS
The structure of RTFET with the asymmetric source / drain is depicted in Fig. 1 . It features epitaxial-Si layers between the source and gate dielectric and recessed channel to reduce SCE. In addition, source / drain doping profiles are different to each other based on a particular purpose (will be discussed). Fig. 2 shows a comparison of transfer characteristics between RTFET and planar TFET.
Key parameters of devices for simulation are summarized in Table 1 As indicated in Fig. 2 , RTFET has two distinct advantages over planar TFET. First, the S avg of RTFET is far smaller than that of planar TFET. In the case of RTFET, maximum W t is fixed by epitaxial-Si thickness (L t ). As depicted in Fig. 3(a) , the BTBT is not occurred until the conduction band edge (E C ) at the interface of epitaxial Si / gate dielectric is aligned with the valence band edge (E V ) at the source [3] . Consequently, RTFET has higher BTBT probability at V turn-on , resulting in more abrupt on / off transition than planar TFET.
Second, RTFET shows ~446´ higher I on than planar
TFET. The BTBT of planar TFET occurs through the thin inversion layer. On the other hand, in the case of RTFET, the tunneling occurs through the epitaxial Si layer at the source / gate overwrapped region as shown in Fig. 3(b) . Therefore, in order to achieve excellent current drivability, A t can be increased by increasing source junction depth. 
III. DEVICE CHARACTERISTICS STUDY
From now on, the effects of various device parameters such as L t , depth of source junction (D s ), depth of drain junction (D d ) and D g on electrical characteristics of RTFET are discussed. The default parameters used in this study are listed in Table 1 , while drain voltage (V d ) is fixed at 1.0 V.
First, the dependency of device performance on the L t has been simulated. Fig. 5(a) and (b) shows transfer curves and S avg as a function of L t , respectively. As L t increases from 3 to 9 nm, V turn-on decreases and S avg increases. In the case of large L t , even if the E V of the source is aligned with the E C of epitaxial-Si at gate dielectric interface, W t is still large. In other words, BTBT current is not high enough to turn on the device and just remains to leakage current (i.e., I D < 10 -8 mA/mm) [2] . A smaller L t is preferred for the lower S avg . Because there is a trade-off in terms of V turn-on increase as L t decreases, it is concluded that optimum L t is 5 nm for RTFET.
Second, the influences of D s and D d are investigated. Fig. 6 shows the current drivability depending on D s . The I on is linearly increased as D s increase. As D s changes from 10 to 40 nm, I on is increased from 0.7 to 32.7 mA/mm. It is mainly attributed to the lower tunneling resistance with the help of the wider A t [2] . on the BTBT at drain junction, i.e., ambipolar behavior. As the D d increase, the gate-to-drain overlapped region is increased, resulting in I amb increase. As a result, a RTFET with shallow or underlapped drain junction is required. In other words, an asymmetric source and drain profile is necessary to achieve both high I on and low I off .
Third, the dependency of device characteristic on the D g has been studied. The D g impacts neither the subthreshold characteristic nor I on as indicated in Fig. 8 . The recessed channel shields the electric field from the drain to prevent it from influencing tunneling barrier near the source region. As a result, the proposed RTFET has the stable subthreshold characteristic. Also, since I D of TFETs is dominated by tunneling resistance at source junction which is generally much larger than channel resistance as is well known, the change of channel length seldom effect on the I on [reference]. Therefore, even if recess depth of gate increases by extending source-gate overlapped region, the current drivability can be successfully boosted without the area penalty.
V. SUMMARY
In this work, we proposed a new design of recessedchannel tunnel FET with asymmetric source and drain. Using epitaxial silicon layer along with recessed-channel, it features lower subthreshold swing than planar TFET due to the small fixed-tunneling distance. The effects of various device parameters have been investigated by simulation study. Deep source junction profile can increase the on-current without a penalty of area. Also, we can effectively suppress a leakage current from ambipolar behavior by non-overwrapped gate-to-drain junction profile. Therefore, it is expected that an RTFET having asymmetric source and drain will be one of the most promising candidate for a next-generation transistor. 
